In this paper, a novel doping-less tunneling field-effect transistor with Si 0.6 Ge 0.4 heterojunction (H-DLTFET) is proposed using TCAD simulation. Unlike conventional doping-less tunneling field-effect transistors (DLTFETs), in H-DLTFETs, germanium and Si 0.6 Ge 0.4 are used as source and channel materials, respectively, to provide higher carrier mobility and smaller tunneling barrier width. The energy band and charge carrier tunneling efficiency of the tunneling junction become steeper and higher as a result of the Si 0.6 Ge 0.4 heterojunction. In addition, the effects of the source work function, gate oxide dielectric thickness, and germanium content on the performance of the H-DLTFET are analyzed systematically, and the below optimal device parameters are obtained. The simulation results show that the performance parameters of the H-DLTFET, such as the on-state current, on/off current ratio, output current, subthreshold swing, total gate capacitance, cutoff frequency, and gain bandwidth (GBW) product when V d = 1 V and V g = 2 V, are better than those of conventional silicon-based DLTFETs. Therefore, the H-DLTFET has better potential for use in ultra-low power devices.
Introduction
Conventional metal oxide semiconductor field-effect transistors (MOSFETs) with carrier diffusion drift are susceptible to the short-channel effect when device sizes decrease, which can increase the power consumption and off-state leakage current [1] [2] [3] . In addition, the subthreshold swing (SS) value of MOSFETs has a minimum limit of 60 mV/Dec at room temperature due to the statistical distribution of thermodynamics, so the switching ratio decreases [4, 5] . In order to improve the performance of smaller devices, researchers have studied many new materials and new device structures. Two-dimensional materials have excellent physical, chemical, and optical properties. Meanwhile, materials such as graphene [6] , MoS 2 [7] , and PdSe 2 [8] have adjustable electronic properties and bandgap width. It is these excellent characteristics that give two-dimensional materials great application potential for use in electronic devices. The new device structures that have been researched include multi-gate devices that improve electrostatic characteristics [9] , ultrathin silicon-on-insulator (UTSOI) MOSFETs [10] , gate-all-around (GAA) MOSFETs [11] , and Fin field-effect transistors (Fin-FETs) [12] . Device performance can also be improved by using narrow bandgap semiconductor materials, high-k gate dielectric materials such as III-V-based and Si 1-x Ge x -based devices [13, 14] , and tunneling field-effect transistors (TFETs) [15, 16] . TFETs have a lower SS value and off-state current, so they can obtain a larger voltage gain and noise margin in inverter circuit applications [17] . However, the switching ratio and frequency characteristics are far from ideal in TFETs, and the fabrication processes are complicated, which can limit their application in digital circuits.
To improve the analog/radio frequency (RF) performance and simplify the fabrication processes of TFETs, a doping-less tunnel field-effect transistor (DLTFET) is proposed [18, 19] . A DLTFET can form heavily doped source and drain regions using the appropriate metal electrode work functions. Due to the absence of an abrupt junction, the fabrication processes of DLTFETs are simpler, and random doping fluctuations have no effect on device performance [20] [21] [22] . Therefore, it is possible to produce DLTFET devices more innovatively with the development of fabrication processes, such as the etching process, epitaxial growth process, and atomic layer deposition (ALD) process. A larger on-state current can also be obtained when device sizes decrease. However, the disadvantages of DLTFETs are their larger off-state current, power consumption, and lower switching ratio, so their use is not competitive [23] .
In this paper, a DLTFET with Si 0.6 Ge 0.4 heterojunction (H-DLTFET) is proposed using TCAD simulation in order to improve the on/off current ratio and the analog/RF performance. Compared with conventional DLTFETs, H-DLTFETs differ in that their source regions and channel regions use the narrow bandgap semiconductor material germanium and the high carrier mobility material Si 0.6 Ge 0. 4 . The Ge-Si tunneling junction can decrease the effective tunneling length, thereby increasing the on-state current [24] . At the same time, it is possible to reduce the leakage current by the valence band energy difference between germanium and silicon, which is caused by the valence band holes in the off-state. The structure of this paper is organized as follows: First, the device structures and simulation methods of a DLTFET and a H-DLTFET are introduced, and then, the input and output characteristics of the DLTFET and H-DLTFET are discussed. Next, the operating mechanism of the H-DLTFET is studied, and the effect of device size on the performance of the H-DLTFET is analyzed. The C-V and frequency characteristics are then researched. Finally, the conclusions of this paper are presented. Figure 1a ,b shows the structural diagrams of a conventional DLTFET and the proposed H-DLTFET. In Figure 1 , the device sizes are both the same, but the source and channel materials are different. The heavily doped source and drain regions are generated by the charge plasma, and the abrupt PN junction is formed between the source and the channel, both of which are consistent with conventional TFETs [25] . The gate and the source with different work functions are located on both sides of the channel, the energy band of the overlapping region between the gate and the source is bending, and the line tunneling is formed from the bottom to the top of the channel so that the electron tunnel efficiency can be improved. [15, 16] . TFETs have a lower SS value and off-state current, so they can obtain a larger voltage gain and noise margin in inverter circuit applications [17] . However, the switching ratio and frequency characteristics are far from ideal in TFETs, and the fabrication processes are complicated, which can limit their application in digital circuits.
Device Structure and Simulation Method
In this paper, a DLTFET with Si0.6Ge0.4 heterojunction (H-DLTFET) is proposed using TCAD simulation in order to improve the on/off current ratio and the analog/RF performance. Compared with conventional DLTFETs, H-DLTFETs differ in that their source regions and channel regions use the narrow bandgap semiconductor material germanium and the high carrier mobility material Si0.6Ge0.4. The Ge-Si tunneling junction can decrease the effective tunneling length, thereby increasing the on-state current [24] . At the same time, it is possible to reduce the leakage current by the valence band energy difference between germanium and silicon, which is caused by the valence band holes in the off-state. The structure of this paper is organized as follows: First, the device structures and simulation methods of a DLTFET and a H-DLTFET are introduced, and then, the input and output characteristics of the DLTFET and H-DLTFET are discussed. Next, the operating mechanism of the H-DLTFET is studied, and the effect of device size on the performance of the H-DLTFET is analyzed. The C-V and frequency characteristics are then researched. Finally, the conclusions of this paper are presented. Figure 1a ,b shows the structural diagrams of a conventional DLTFET and the proposed H-DLTFET. In Figure 1 , the device sizes are both the same, but the source and channel materials are different. The heavily doped source and drain regions are generated by the charge plasma, and the abrupt PN junction is formed between the source and the channel, both of which are consistent with conventional TFETs [25] . The gate and the source with different work functions are located on both sides of the channel, the energy band of the overlapping region between the gate and the source is bending, and the line tunneling is formed from the bottom to the top of the channel so that the electron tunnel efficiency can be improved. Unlike the conventional DLTFET, the semiconductor materials Ge and Si 0.6 Ge 0.4 in H-DLTFETs were used as the source and channel materials in order to provide higher carrier mobility. The energy band of the tunneling junction became steeper, and the tunneling efficiency became higher because of the Si 0.6 Ge 0.4 heterojunction between the source and the channel, which greatly improved the on/off current ratio and frequency characteristics. The specific simulation parameters of the DLTFET and H-DLTFET were as follows: the length of the source region L s , channel L g, and drain region L d were 15 nm, 20 nm, and 15 nm, respectively; the doping concentration N c = 5 × 10 18 cm −3 ; the gate dielectric layer thickness of HfO 2 Tox 1 = 2 nm; the gap-layer thickness of SiO 2 Tox 2 = 5 nm; the channel layer thickness H c = 5 nm; the source work function ϕ Source = 5 eV; the gate work function ϕ Gate = 3.8 eV; and the drain work function ϕ Drain = 4.2 eV.
In this paper, the simulation was based on SILVACO ATLAS. The non-local band-to-band tunneling (BTBT) model was used to analyze the non-local generation of electrons and holes and was used to accurately simulate the electronic tunneling process. Considering the effect of the channel doping region, the bandgap narrowing model was included. The H-DLTFET simulation models also included the Schokely-Read-Hall recombination, Fermi statistics, and the electric field model [26] . The C-V and frequency characteristics were obtained using an operating frequency of 1 MHz.
Results and Discussion
The H-DLTFET had the same device structure, size parameters, and physical models as the conventional DLTFET, except that the source region used the narrow bandgap semiconductor material germanium with larger channel carrier mobility and a smaller bandgap. It also had good compatibility with the silicon process, which decreased the leakage current. The channel region used the high carrier mobility material Si 0.6 Ge 0.4 , and the forbidden bandwidth and band structure changed with the changes in the germanium content, which resulted in higher carrier mobility and smaller tunneling barrier width. The energy band and effective tunneling length of the tunneling junction both became steeper and shorter because of the Ge-Si heterojunction, which improved the carrier tunneling efficiency, switching speed, and on-state current.
This section consists of two parts. In the first part, the input/output characteristics of the DLTFET and H-DLTFET are compared, and then, the operating mechanism of the H-DLTFET is analyzed. The effects of the source work function, gate oxide dielectric thickness, and Ge content on the performance of the H-DLTFET are then discussed. Finally, the second part compares the C-V characteristics and the analog/RF performance and then analyzes the cutoff frequency and gain bandwidth (GBW) product of the DLTFET and H-DLTFET. Figure 2a shows the transfer characteristics of the DLTFET and H-DLTFET when the drain voltage was 1 V. The maximum on-state current of the DLTFET was 83 µA/µm, whereas the maximum on-state current of the H-DLTFET could reach 169 µA/µm. Meanwhile, compared with the conventional DLTFET, the on/off current ratio of the H-DLTFETs increased by three orders of magnitude due to the lower off-state current. The average SS value could be extracted when the drain current rose from 10 −6 to 1 µA/µm. The average SS values of the DLTFET and H-DLTFET were 26.7 mV/Dec and 15.2 mV/Dec, respectively. At the same time, the minimum SS values of the DLTFET and H-DLTFET were 6.7 mV/Dec and 3.9 mV/Dec, respectively. The H-DLTFET had a larger line tunneling current due to the Si 0.6 Ge 0.4 heterojunction, which could improve the on-state current and SS value. Therefore, the H-DLTFET has great potential in the emerging market of ultra-low bio-equipment. As an important parameter, the transconductance (gm) was used to evaluate the simulation performance of the device, which was defined as the first derivative of the transfer characteristic [27] , and the value of gm is provided by Equation (1):
Input and Output Characteristics
As shown in Figure 2b , the maximum gm value of the DLTFET was 81.5 μS/μm and the maximum gm value of the H-DLTFET was 198.8 μS/μm, so the gm value of the H-DLTFET was almost doubled in comparison with the conventional DLTFET. Figure 3a ,b shows the output characteristics of the DLTFET and the H-DLTFET according to the different gate voltages. At first, the drain current increased linearly with the drain voltage, and the output saturation drain currents of the DLTFET and the H-DLTFET were 83.5 μA/μm and 166.9 μA/μm when Vg = 2 V and Vd = 1 V, respectively. Therefore, the output current of the H-DLTFET was much higher than that of the DLTFET. 
The Operating Mechanism of H-DLTFETs
The operating mechanism of the H-DLTFET is explained in Figures 4 and 5 . Figure 4a ,b shows the electron and hole BTBT generation rates in the on-state. Line tunneling occurred in the alignment region between the gate and the source, and the carrier tunneling rate was evenly distributed along the tunnel junction. In Figure 4c , the electric field and the BTBT rate of the tunneling junction increased due to the Si0.6Ge0.4 heterojunction, so the on-state current increased. In addition, the total current density of the H-DLTFET, according to the on-state, was researched in order to understand the operating mechanism, as shown in Figure 4d . The electrons from the source region and the channel bottom region could be easily absorbed by the drain region to form the tunneling leakage current [28, 29] . As an important parameter, the transconductance (g m ) was used to evaluate the simulation performance of the device, which was defined as the first derivative of the transfer characteristic [27] , and the value of g m is provided by Equation (1):
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The operating mechanism of the H-DLTFET is explained in Figures 4 and 5 . Figure 4a ,b shows the electron and hole BTBT generation rates in the on-state. Line tunneling occurred in the alignment region between the gate and the source, and the carrier tunneling rate was evenly distributed along the tunnel junction. In Figure 4c , the electric field and the BTBT rate of the tunneling junction increased due to the Si 0.6 Ge 0.4 heterojunction, so the on-state current increased. In addition, the total current density of the H-DLTFET, according to the on-state, was researched in order to understand the operating mechanism, as shown in Figure 4d . The electrons from the source region and the channel bottom region could be easily absorbed by the drain region to form the tunneling leakage current [28, 29] . Figure 5 shows the on-state energy band of the DLTFET and the H-DLTFET when they were in different locations. As shown in Figure 5a , the valence band at the bottom of the channel was aligned with the conduction band at the top of the channel, and many electrons tunneled from the bottom of the channel to the top of the channel to form the line tunneling current. The channel of the H-DLTFET used Si0.6Ge0.4 material to provide higher carrier mobility. The source with the higher work function could accumulate many holes at the bottom of the channel, and the electrons could be accumulated by the top channel when a lower work function and a higher voltage were applied to the gate. Therefore, the line tunneling current could be generated in the channel region due to the pseudo-mutation PN junction [30] . It can be seen in Figure 5b that the tunneling barrier width of the H-DLTFET between the source and the channel was lower than that of the DLTFET, which could allow more electrons to tunnel from the source to the channel. The narrower the tunneling barrier, the higher the point tunneling current. Figure 5 shows the on-state energy band of the DLTFET and the H-DLTFET when they were in different locations. As shown in Figure 5a , the valence band at the bottom of the channel was aligned with the conduction band at the top of the channel, and many electrons tunneled from the bottom of the channel to the top of the channel to form the line tunneling current. The channel of the H-DLTFET used Si0.6Ge0.4 material to provide higher carrier mobility. The source with the higher work function could accumulate many holes at the bottom of the channel, and the electrons could be accumulated by the top channel when a lower work function and a higher voltage were applied to the gate. Therefore, the line tunneling current could be generated in the channel region due to the pseudo-mutation PN junction [30] . It can be seen in Figure 5b that the tunneling barrier width of the H-DLTFET between the source and the channel was lower than that of the DLTFET, which could allow more electrons to tunnel from the source to the channel. The narrower the tunneling barrier, the higher the point tunneling current. Figure 5 shows the on-state energy band of the DLTFET and the H-DLTFET when they were in different locations. As shown in Figure 5a , the valence band at the bottom of the channel was aligned with the conduction band at the top of the channel, and many electrons tunneled from the bottom of the channel to the top of the channel to form the line tunneling current. The channel of the H-DLTFET used Si 0.6 Ge 0.4 material to provide higher carrier mobility. The source with the higher work function could accumulate many holes at the bottom of the channel, and the electrons could be accumulated by the top channel when a lower work function and a higher voltage were applied to the gate. Therefore, the line tunneling current could be generated in the channel region due to the pseudo-mutation PN junction [30] . It can be seen in Figure 5b that the tunneling barrier width of the H-DLTFET between the source and the channel was lower than that of the DLTFET, which could allow more electrons to tunnel from the source to the channel. The narrower the tunneling barrier, the higher the point tunneling current. Figure 6 shows the effect of gate oxide dielectric thickness (T ox ) on the transfer characteristics and energy band of the H-DLTFET. As shown in Figure 6a , the on-state current and switching ratio of the H-DLTFET increased, and the transfer characteristic curve shifted to the left significantly when the T ox decreased from 5 to 2 nm. The reason for this is that the higher surface potential difference between the gate and the source resulted in a lower tunneling barrier width. The energy band and the electric field of the source/channel tunneling junction then became steeper and higher as the T ox decreased, and the point tunneling current increased, as shown in Figure 6b . Therefore, the H-DLTFET with its thinner gate dielectric was easier to turn on, and the transfer characteristic curve shift to the left was greater.
Effect of Device Sizes on the Performance of H-DLTFETs
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when the Ψs became larger, so the line tunneling current was higher. As shown in Figure 8b , the on-state energy band and electron thermal excitation barrier at the bottom of the channel became steeper and larger as the Ψs increased, and the off-state leakage current could be suppressed effectively. 
Capacitance Characteristics
The gate capacitance (Cgg) is one of the basic parameters used to evaluate the frequency characteristic and analog/RF performance of DLTFETs and H-DLTFETs. Cgg is mainly composed of gate-drain capacitance (Cgd) and gate-source capacitance (Cgs) [31] . TFETs have a small Cgs due to the presence of the source/channel tunneling junction. Figure 9a ,b shows the capacitance characteristics of the DLTFET and the H-DLTFET. Cgg and Cgd both increased as the Vgs increased, and Cgs maintained a very small value when the drain voltage was 1 V. Therefore, Cgd was the major component of Cgg. It can be seen in Figure 9a ,b that Cgg and Cgd of the H-DLTFET were slightly lower than that of the DLTFET. The electrons of the source/channel tunneling junction were collected by the drain region. Due to the Ge-Si heterojunction, the electric field at the tunneling junction of the H-DLTFET was higher than that of the DLTFET. Meanwhile, the electron tunneling rate changed as the gate voltage changed, which could also lead to a rapid change in the accumulated electrons. 
Frequency Characteristic
The cutoff frequency (fT) and GBW product are important indicators for evaluating the frequency characteristics of DLTFETs and H-DLTFETs [32] . In Equation (2), the fT can be expressed by a ratio of gm to Cgg [33, 34] . 
Capacitance Characteristics
The gate capacitance (C gg ) is one of the basic parameters used to evaluate the frequency characteristic and analog/RF performance of DLTFETs and H-DLTFETs. C gg is mainly composed of gate-drain capacitance (C gd ) and gate-source capacitance (C gs ) [31] . TFETs have a small C gs due to the presence of the source/channel tunneling junction. Figure 9a ,b shows the capacitance characteristics of the DLTFET and the H-DLTFET. C gg and C gd both increased as the V gs increased, and C gs maintained a very small value when the drain voltage was 1 V. Therefore, C gd was the major component of C gg . It can be seen in Figure 9a ,b that C gg and C gd of the H-DLTFET were slightly lower than that of the DLTFET. The electrons of the source/channel tunneling junction were collected by the drain region. Due to the Ge-Si heterojunction, the electric field at the tunneling junction of the H-DLTFET was higher than that of the DLTFET. Meanwhile, the electron tunneling rate changed as the gate voltage changed, which could also lead to a rapid change in the accumulated electrons.
Frequency Characteristic
The cutoff frequency (f T ) and GBW product are important indicators for evaluating the frequency characteristics of DLTFETs and H-DLTFETs [32] . In Equation (2), the f T can be expressed by a ratio of g m to C gg [33, 34] . 
The GBW can be expressed as a ratio of g m to C gd for the DC gain value equal to 10 [35] , as shown in Equation (3) . GBW = g m /2π10c gd (3) Figure 10a ,b shows the f T and GBW of the DLTFET and H-DLTFET when the drain voltage was 1 V. The DLTFET could achieve a maximum f T of 7.95 GHz and a maximum GBW of 1.12 GHz when V g = 0.9 V and V gs = 0.88 V, respectively. However, the maximum f T of 20.75 GHz and the maximum GBW of 2.71 GHz of the H-DLTFET could be achieved when V gs = 0.94 V and V gs = 0.86 V. Therefore, the H-DLTFET showed better analog/RF performance, so it can be used for the health Internet of Things (IOTs) applications. The GBW can be expressed as a ratio of gm to Cgd for the DC gain value equal to 10 [35] , as shown in Equation (3). Figure 10a ,b shows the fT and GBW of the DLTFET and H-DLTFET when the drain voltage was 1 V. The DLTFET could achieve a maximum fT of 7.95 GHz and a maximum GBW of 1.12 GHz when Vg = 0.9 V and Vgs = 0.88 V, respectively. However, the maximum fT of 20.75 GHz and the maximum GBW of 2.71 GHz of the H-DLTFET could be achieved when Vgs = 0.94 V and Vgs = 0.86 V. Therefore, the H-DLTFET showed better analog/RF performance, so it can be used for the health Internet of Things (IOTs) applications. 
Conclusions
In this paper, a H-DLTFET is proposed and studied using TCAD simulation. Unlike conventional DLTFETs, the source and channel regions of the H-DLTFET used Ge and Si0.6Ge0.4 materials to obtain a higher carrier mobility and a lower tunneling barrier width. The energy band and the carrier tunneling efficiency of the tunneling junction became steeper and higher because of the Si0.6Ge0.4 heterojunction between the source and the channel, which could greatly improve the on/off current ratio and frequency characteristics. In addition, the effects of the source work function, gate oxide dielectric thickness, and Ge content on the performance of the H-DLTFET were analyzed in detail, and then, the above optimal device parameters were obtained. The simulation results showed that the on-state current and the output saturation drain current of the H-DLTFET increased from 83 and 83.5 to 169 and 166.9 μA/μm, respectively. The maximum gm also increased from 81.5 to 198.8 μS/μm, and the switching ratio increased by three orders of magnitude compared with the DLTFET when Vd = 1 V and Vg = 2 V. The average SS and minimum SS of the DLTFET were 26.7 mV/Dec and 6.7 mV/Dec, respectively, whereas the average SS and minimum SS of the H-DLTFET were 15.2 mV/Dec and 3.9 mV/Dec, respectively. Meanwhile, the fT and GBW of the H-DLTFET increased from 7.95 and 1.12 to 20.75 and 2.71 GHz, respectively. Therefore, the H-DLTFET had a higher switching ratio and better analog/RF performance, and it has great potential for use in the Internet of Things and neural network computers. 
In this paper, a H-DLTFET is proposed and studied using TCAD simulation. Unlike conventional DLTFETs, the source and channel regions of the H-DLTFET used Ge and Si 0.6 Ge 0.4 materials to obtain a higher carrier mobility and a lower tunneling barrier width. The energy band and the carrier tunneling efficiency of the tunneling junction became steeper and higher because of the Si 0.6 Ge 0.4 heterojunction between the source and the channel, which could greatly improve the on/off current ratio and frequency characteristics. In addition, the effects of the source work function, gate oxide dielectric thickness, and Ge content on the performance of the H-DLTFET were analyzed in detail, and then, the above optimal device parameters were obtained. The simulation results showed that the on-state current and the output saturation drain current of the H-DLTFET increased from 83 and 83.5 to 169 and 166.9 µA/µm, respectively. The maximum g m also increased from 81.5 to 198.8 µS/µm, and the switching ratio increased by three orders of magnitude compared with the DLTFET when V d = 1 V and V g = 2 V. The average SS and minimum SS of the DLTFET were 26.7 mV/Dec and 6.7 mV/Dec, respectively, whereas the average SS and minimum SS of the H-DLTFET were 15.2 mV/Dec and 3.9 mV/Dec, respectively. Meanwhile, the f T and GBW of the H-DLTFET increased from 7.95 and 1.12 to 20.75 and 2.71 GHz, respectively. Therefore, the H-DLTFET had a higher switching ratio and better analog/RF performance, and it has great potential for use in the Internet of Things and neural network computers.
